This paper reports the characteristics of a novel high voltage Conductivity Modulated Thin Fibn Transistor(CMffD fabricated using polycrystalline silicon. The hansistor uses the idea of conductivity modulation in the offtet region. Experimental rcsults show that the CMTFT has significantly higher on-state current handling capability compared to that of the conventional offset drain device while still maintaining low leakage current and providing even faster switching sp€€d. The CMTFT devices can be fabricated using a low temperature process (600"C) which is highly desirable for large area elechonic applications.
INTRODUCTION
Polycrystalline silicon thin film transistors (TFTs) fabricated at low temperature have attracted much attention in various large area electronic applications such as flat panel displays, page width optical scanners and page width printer heads. In conventional TFT, the drain has to be offsetted from the channel region in order to achieve low leakage current. However, this causes severe current pinching problem, resulting in high on-resistance. The problem is even more severe in high voltage TFT devices since a longer offset region is needed for providing the high voltage. To alleviate the current pinching problem, a low concentration implant was used to dope the offset regionl). However, the required implant charge density is extremely difficult to determine.
Recently a field plated high voltage TFT was proposed to solve the problem2). It offers higher current driving capability while still maintaining low leakage. However, this approach results in a complicated device structure and biasing scheme3). This paper reports a novel high voltage Conductivity Modulated Thin Film Transistor (CMTFT) fabricated using polycrystalline silicon. The transistor uses the idea of conductivity modulation in the offset region to obtain a significant reduction in on-state resistance. With this structure, the offset implant and the complicated field plate scheme used in the offset drain TFT can be avoided.
DEVICE STRUCTURE & OPERATION
The schematic cross-section of the offset drain TFT and CMTFT are shown in Fig. 1(a) and (b) respectively. The offset drain TFT is a majority carrier device and has an offset region placed between the drain and channel region for low leakage current and high breakdown voltage. In the CMTFT structure, conductivity modulation in the offset drain region is implemented by incorporating a p* drain region instead of an n* drain region conventionally used in the offset drain TFT. 
EXPERIMENTAL RESULTS & DISCUSSION
Both n-channel CMTFT and offset drain TFT were fabricated using a low temperature process (600"C) on the same substrate. A 1200 oA active poly-Si film was prepared by solid phase crystallization method. A 1000 "A APCVD gate oxide was used. In the case of the conventional offset drain TFT, an implant dose of 1x10r2cm-2was used to dope the offset region. The devices were hydrogenated by depositing a PECVD silicon nitride cap layer at 300"C with a thickness of 3500 "A and annealing in forming gas at 400"C for 90 minutes. Fig. 2 
